



AN-ELNEC-EN-ISP-HC11

## **Application note for In-System Programming of Motorola/Freescale HC11 MCUs**



## Introduction

The Motorola/Freescale HC11 family MCUs are high performance 8-bit microcontrollers with enhanced architecture and extended instruction set. Providing that intended *target system (application with embedded target MCU)* meets some circuit design requirements, these MCUs can be ISP programmed. **You should be familiar** with the device to know its operation and features before you start working with it.

In-system programming of HC11 MCU is performed while operating in special "*Bootstrap mode*". This mode is entered after MCU reset, providing the *MODA, MODB* pins are at stable L level. *EXTAL* input is connected to external clock generator. External programming voltage is applied to *Vpp/XIRQ\* input. *Vpp* value is set to **5V** in case of programming and erasing any EEPROM memory area, **12V** while programming an EPROM area. SCI pins *RxD, TxD* are used for serial communication. *VDD* and *VSS* are used to connection of supply voltage.

For detailed informations about all MCU configurable features, please refer to technical specification of programmed MCU – *Datasheet (DS)*.

### Signals:

<b>Pin name</b>	<b>Function</b>	<b>Description</b>	<b>Signal level</b>
<b>VDD</b>	power	supply voltage	5 (V)
<b>VSS</b>		ground	0 (V)
<b>Vpp/XIRQ\</b>	control	programming/interrupt voltage input	L, 5 <sup>1</sup> , 12 <sup>2</sup> (V)
<b>EXTAL</b>		external clock input	H, L
<b>MODA/LIR\</b>		mode select input/debug output	L
<b>MODB/Vstby</b>		mode select/standby input	L
<b>RESET\</b>		MCU reset input	H, L
<b>RxD</b>	communication	SCI receiver, PD0	H, L, Pull-Up
<b>TxD</b>		SCI transmitter, PD1	

<sup>1</sup>- voltage of 5V is applied in case of programming any EEPROM memory area.

<sup>2</sup>- voltage of 12V is applied only in case of programming EPROM/OTEPROM memory area.

Table 1. HC11 MCU ISP related signals description

**Pinouts:**





Figure 1. **A series** PLCC52 package

Figure 2. **A series** QFP64 package




Figure 3. **A series** DIP48 package

Application note for In-System Programming (ISP) of Motorola/Freescale HC11 MCUs




Figure 4. **D series** PLCC44 package




Figure 5. **D series** DIP40 package




Figure 6. **F series** PLCC68 package




Figure 7. **F series** QFP80 package

Application note for In-System Programming (ISP) of Motorola/Freescale HC11 MCUs




Figure 8. K series PLCC68 package




Figure 9. K series QFP64 package




Figure 10. L series PLCC68 package




Figure 11. L series QFP64 package

## Adaptation of target system for ISP

Following text contains **important notices** relating to correct ISP connection of in-system programmed MCU.

Respecting this, may prevent you from undesirable signal interference on pins *RxD*, *TxD*, *Vpp* of programmer and target system which often results in unsuccessful course of ISP operation.

Detailed information about ISP pin-driver capability and pins assign is listed in control program **PG4UW** of programmers (*Figure 6*).




Figure 12. Circuit design

**MODA/LIR $\setminus$** , **MODB/V<sub>STBY</sub>** – Mode selection pins. They have to be in stable "L" level, during reset of MCU. It means, that voltage value mustn't exceed range  $\langle V_{SS}-0.3V; 0.2 \times V_{DD} \rangle$ . Mode select circuit should be adjusted accordingly to this condition. If the target system has even one of these pins directly connected to VDD, it's needed to disconnect it, and use weak Pull-Down resistor (*case 1*, see *Figure 13*). Other case, if these pins have a Pull-Up, your Pull-Down during ISP operation must be stronger, to meet previous declared condition, without disconnecting Pull-Up (*case 2*, see *Figure 14*, *Formula 1*).




Figure 13. Mode selection, case 1




Figure 14. Mode selection, case 2

$$\frac{V_{DD}}{R_{PU} + R_{PD}} \cdot R_{PD} \leq 0.2 \cdot V_{DD} \quad \dots \Rightarrow \quad \frac{R_{PD}}{R_{PU} + R_{PD}} \leq 0.2$$

$$\underline{\underline{R_{PD} \leq \frac{R_{PU}}{4}}}$$

Formula 1-4. Understanding the relationship between  $R_{PD}$  and  $R_{PU}$ , case 2

**VPP/XIRQ\** – MCU programming voltage input signal. Also marked as XIRQ\ . Be aware, that voltage of **12V** is applied to this pin, but only during programming any EPROM area. Isolation circuit should be designed according to this. In case of programming EEPROM, serial isolating resistor could be sufficient. For EPROM programming, it is better to use jumper, rather than resistor.

**Warning!** Higher voltage during EPROM programming could harm your target system. All of these operations and target system adjustments are made on your own risk. We are not responsible of any damages in target system.




Figure 15. Connecting programmers Vpp, isolation circuit

**EXTAL** – MCU clock input signal. This pin can be over-driven by a programmer's oscillator, even if a crystal resonator circuit or RC network is connected to the EXTAL and XTAL pins.

**RESET\** – during ISP operation, the Reset pin is considered as input only, extended reset circuit (*RC integrating circuit,  $R \geq 4,7k\Omega$ ,  $C \leq 1\mu F$* ) may be used.

**RxD/PD0, TxD/PD1** – Communication pins, **TxD** of MCU is configured to standard CMOS output, **RxD** of MCU is configured as input, no Pull-Up resistor is needed during any ISP operation.

**VCC** – Power supply for programmed MCU **must be derived** from target system. The programmer uses this signal only to test, if the target MCU is powered. You can omit to connect this signal, and disable VCC sense.

**GND** – Common ground for programmer and target system.

## **Operating with device**

### **Device operation options:**

Most of the programmers offer an option to supply power for target system. If you want to use it, you must set up at least basic parameters. You can do it through menu *Device Options* <Alt+O> - in next <Alt+O> (see Figure 4).

Voltage level limitation of logical *H* signal is derived from target memory *VCC*, set in *Supply voltage* edit box (value 3300mV, Figure 16).

ISP Target Supply Parameters	
<input checked="" type="checkbox"/> Enable target system power supply	
Voltage (2000..6000 mV):	5000
Max. current (0..300 mA):	250
Voltage rise time (us):	10
Target supply settle time (us):	10000
Voltage fall time (us):	10
Power down time (us):	10000
Target system parameters	
<input type="checkbox"/> Disable supply voltage test	
Supply voltage (mV):	5000
<input checked="" type="checkbox"/> Keep ISP signals at defined level after operation	
Inactive level of all ISP signals:	Pull-down

Figure 16. ISP target supply parameters setting <Alt+O>

For further description of ISP parameters, please take a look at menu *Help* by pressing the <F1> key, while the window <Alt+O> is opened.



### Device info (Ctrl+F1):

The following window contains reduced information from this application note and details about pins assign for each programmer with short description of circuit design (see Figure 6).

**Device info**

Common information | **ISP connection details** | Part number description

**ISP Note:** The programmer is working in ISP mode. The operation can be made through ISP. The ZIF socket of the programmer must be correctly inserted. If forgotten in the ZIF socket, might be damaged.

**ISP connector of BeeProg programmer:**

2	4	6	8	10
1	3	5	7	9

**Inside look into the BeeProg programmer connector signals:**

HL/read driver in programmer  
PUP/D driver in programmer

C1  
R1  
R2

C1 1nF, R1 1k3, R2 22k

The above mentioned values are pre-calculated. (separate) the value of resistors, the programmed chip and

**Recommended target circuit design**

ISP connector: RxD, TxD, VPP, target VDD check only, RESET, EXTAL, VSS

target: VDD, RxD, TxD, VPP, MODE, XTAL, VSS

reset circuit: R11, C2, D2 1N4148, VSS

X-tal oscillator: XTAL, VSS

MC68HC11: VDD, RxD, TxD, VPP, MODE, XTAL, VSS

Mode select circuit: R1, R2, J1, VSS

R1, R2: 10k

**Device info**

Common information | **ISP connection details** | Part number description

**Manufacturer:** Motorola  
**Type:** MC68HC11E9 (ISP)  
**8-bit bytes:** 10000h  
**Organization:** 10000hx8 bit  
**Algorithm name:** Specialized

**Supported By:**

- ➔ BeeProg (Note: via ISP connector)
- ➔ JetProg (ISP module (ord.no. 70-0217))

**General Info:**

CONFIG register is located in buffer on the address 0000h  
EEPROM array is located in buffer from B600h to BFFFh  
ROM array is located in buffer from D000h to FFFFh  
Reading of ROM array must be enabled in menu "General"


For better explanation and further information please, visit our web site, and download corresponding application notes.

**Description of ISP connector pins:**


- 1 - Target VDD sense
- 2 - TxD
- 3 - RESET
- 4 - EXTAL
- 5 - Target System Supply Voltage
- 6 - RxD
- 7 - GND
- 8 - Don't connect!
- 9 - Don't connect!
- 10 - VPP/XIRQ


Figure 17. Device info


### Connecting programmer to system:


-  **Turn off power supply of system** before connecting/disconnecting programmer to/from system.

### Before starting an operation:


-  Before starting an operation with target memory, please make sure, that the **ISP cable is correctly connected** to the target system and programmer. Also make sure that no device is inserted to *ZIF* socket of the programmer.


-  **Details about pins assign for each programmer** and short description of circuit design can be found in control program (*Device Info <Ctrl+F1>*).


-  Device pins marked *NC (Not Connected)* or *DC (Don't Connect!)* should be left unconnected. Also leave unconnected the pins of ISP connector marked "**Don't Connect!**".


-  **Pull-down resistors** on MODA, MODB pins of MCU must be correctly selected, for reliable entry to "Bootstrap Mode" and successfulness of desired operation. Please make sure, that your design meets our recommendations (see also *Adaptation of system for ISP*, page 6).

### If something went wrong:

-  If programmer reports **signal interference error**, may be, a signal interference occurred between programmer and system. Please make sure, your design meets our recommendations and necessary isolation circuit were used on RxD, TxD pins. Check the maximal value of *PD* resistors on MODA, MODB (they must provide stable L level during MCU reset).

-  There may be a problem with MCU reset, if the RC integrating circuit connected to RESET\, have too big RC values. Please, try to decrease, or isolate it.

-  If operation result still reports errors, please try to **connect 22kΩ Pull-Up resistor** to pins IRQ and XTAL and repeat last operation.

-  Be aware, that longer ISP cable (longer than 20cm/0,7ft) may cause an unpredictable signal interference. Make sure you are using correct cable.

## **Used abbreviations**

**AN** – *Application Note.*

**CPU** – *(Central Processing Unit).*

**DIP, SDIP, QFP, TQFP, PLCC** – type of device package.

**EEPROM** – *(Electrical Erasable Programmable Read Only Memory) type of memory.*

**EPROM** – *(Erasable Programmable Read Only Memory) type of memory.*

**ISP** – *(In System Programming) programming of device inserted into system.*

**MCU** – *(MicroController Unit) CPU with integrated peripherals and other features.*

**Open collector/drain** – type of used interface, collector/drain of transistor creates an output. In order to be output able to set H level, the device needs to be supplied with constant PU on the pin.

**Pull-Up (PU)/Pull-Down (PD)** – *increase/decrease of signal level by connecting PU/PD resistor to VCC/GND.*

**Target MCU** – *MCU to be programmed via ISP.*

**Target system** – *circuit, where the target MCU is embedded.*

**ZIF** – *(Zero Insertion Force) type of socket, used in programmer for better manipulation with device.*

## **Revision history**

### **05/2006:**

Changes of figures:

- *Fig. 12 Circuit design – minor changes*
- *Fig. 17 Device info– minor changes*

### **06/2005:**

Initial Release.